

A

Express Mail Label No. EE682466535US

DOCKET NO: 97-CT-174

Mailed November 13, 1998

Assistant Commissioner for Patents

and Trademarks

Washington, D. C. 20231

jc549 U.S. PTO
09/19/98
11/13/98

Transmitted herewith for filing is the patent application of:

INVENTOR(S): Raffaele ZAMBRANO**TITLE:** IN-SITU DEPOSITION AND DOPING PROCESS FOR POLYCRYSTALLINE SILICON LAYERS AND THE RESULTING DEVICE

In connection with this application, the following are enclosed:

- 13 Pages of Specification, Claims and Abstract
24 Claims
1 Sheets of Drawing (FIGS. 1-2d)
XX Declaration, Power of Attorney (unexecuted)
XX Information Disclosure Statement W1449/7 Refs.

The fee has been calculated as shown below. (Small entity fees indicated in parentheses.)

(1) For	(2) Number Filed	(3) Number Extra	(4) Rate	(5) Basic Fee \$790 (\$395)
Total Claims	24 - 20 =	4	x \$22 (x \$11)	878.00
Independent Claims	4 - 3 =	1	x \$82 (x \$41)	82.00
Multiple Dependent Claims			\$270 (\$135)	0.00
Assignment Recording Fee			\$ 40	0.00
TOTAL FEE:				\$960.00

XX A check in the amount of \$960.00 is enclosed.


XX The Commissioner is hereby authorized to charge payments of (1) any additional filing fees required under 37 CFR 1.16, and/or (2) any patent application processing fees under 37 CFR 1.17 associated with this application or credit any overpayment to Deposit Account No. 50-0288. A duplicate copy of this sheet is also enclosed

SEND CORRESPONDENCE TO:

Gunster, Yoakley, Valdes-Fauli & Stewart
 500 East Broward Blvd, Suite 1400
 Ft. Lauderdale, FL 33394
 (954) 468-1359

Respectfully submitted,

By:


 Stephen C. Bongini
 Reg. No. 40,917

INVENTOR: Raffaele ZAMBRANO

IN-SITU DEPOSITION AND DOPING PROCESS FOR POLYCRYSTALLINE
SILICON LAYERS AND THE RESULTING DEVICE

5

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims priority from prior European Patent Application No. 97-830603.3, filed November 14, 1997, the entire disclosure of which is herein incorporated by reference.

10

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to semiconductor devices, and more specifically to an in-situ deposition and doping process for polycrystalline silicon layers of semiconductor devices.

15

2. Description of Related Art

Polycrystalline silicon, which is also known as polysilicon or polySi, is an essential material for integrated circuits such as MOS-type circuits because polysilicon can be doped at levels that make it a substantially degenerate semiconductor or metal-like with respect to electric conduction. During manufacturing, polysilicon is usually grown from SiO₂ layers so that the resulting material is formed of crystals that are smaller than one micrometer. These small polysilicon crystals are also known as grains. One exemplary application of polysilicon is in the structures of flash-type memory devices.

20

25

Figure 1 shows the structure of a flash memory device during an intermediate processing stage following gate stack definition (i.e., after forming the gate layers and before the re-oxidation process). The gate stack includes a first layer P1 of n⁺ type polysilicon (e.g., a layer consistently doped at 10²⁰ atoms/cm³) that is deposited over a thin layer of tunnel oxide OT, and a dielectric formed by a sequence of oxide layers OX, such as SiO₂, SiN₄, and SiO₂ again (i.e., ONO), is deposited on the first polysilicon layer P1. On the dielectric layer OX, a second n⁺ type polysilicon layer P2 is deposited, and then a silicide layer W (e.g., WSi₂ or TiSi₂) is deposited as required to reduce the series resistance of the gate. The source S and drain D areas of the memory cell, which are located on the sides of the gate stack, are simultaneously diffused during a subsequent re-oxidation process in which a thin SiO₂ layer is grown on the sides of the gate stack.

To form the polysilicon gate layers, the current trend is towards using an in-situ doping technique in which a polysilicon layer is both grown and doped at the same time (e.g., by directly introducing phosphorous in the form of phosphine PH₃ into the growth mixture). Such in-situ doping is preferred because liquid phase doping from POCl₃ is intrinsically "dirty." In particular, liquid phase doping generates many spurious particles and thus produces a highly defective polysilicon layer. Further, the ionic implantation technique cannot reach the same high doping values and requires extensive use of implantation machines that produce a much finer layer grain that is not always desirable, especially in volatile memory devices.

The problems related to in-situ polysilicon doping are essentially derived from the high doping level to be reached and the considerable grain size. First, in a segregation phenomenon that occurs along the grain edges, the dopant atoms tend to exploit the unsaturated bonds and locate over the microcrystal external surface. The segregation phenomenon can cause excessive localized accumulations of dopant and even some grains to come off the layer so as to cause the layer itself to be defective. Further, in an "out-doping" phenomenon that occurs during the re-oxidation thermal treatment, the high processing temperature causes the polysilicon deposited on the

backside of the wafer to release some dopant and contaminate the oxidating gaseous atmosphere so as to extend to the open areas in the front. This can considerably alter the doping of both the active and insulating areas of the device.

One proposed solution to such problems is to use a re-oxidation process in which an oxide layer is deposited over the doped polysilicon after its first growth stage in order to provide a barrier to p-type atom diffusion. However, using such a re-oxidation process has other drawbacks such as an increase in crystallographic defects because the growth of the oxide layer takes place before carrying out an 'annealing' treatment of the defects generated during the implantation stage, and a reduced adhesion of the silicide layer to the underlying polysilicon layer. Another proposed solution is to remove a portion of the doped polysilicon from the backside of the wafer before re-oxidation. However, such a technique increases manufacturing costs and generates further defects.

SUMMARY OF THE INVENTION

In view of these drawbacks, it is an object of the present invention to remove the above-mentioned drawbacks and to provide a more efficient and improved in-situ deposition and doping process for polycrystalline silicon layers. First, a first intermediate layer of in-situ doped polycrystalline silicon is grown with a determined doping level, and then a second additional layer of polycrystalline silicon is grown with a lower doping level than that of the first intermediate layer.

Another object of the present invention is to provide an in-situ deposition and doping process for polycrystalline silicon layers that prevents the dopant from reaching the surface during subsequent thermal treatments.

A further object of the present invention is to provide an in-situ deposition and doping process for polycrystalline silicon layers that does not introduce additional defects.

Still another object of the present invention is to provide an in-situ deposition and doping process for polycrystalline silicon layers that ensures a good degree of adhesion of the silicide layers to the polycrystalline silicon.

5 Yet another object of the present invention is to provide an in-situ deposition and doping process for polycrystalline silicon layers that does not require the subsequent removal of a portion of the deposited polycrystalline silicon.

One embodiment of the present invention provides an in-situ deposition and doping method for polycrystalline silicon layers of semiconductor devices. A first intermediate layer of in-situ doped polycrystalline silicon is grown, and a second additional layer of polycrystalline silicon is grown with a lower doping level than that of the first intermediate layer of polycrystalline silicon. In one preferred method, the second doping level is substantially lower than the first doping level.

Another embodiment of the present invention provides a semiconductor memory device of the type having a gate stack. The semiconductor memory device includes at least one gate layer of polycrystalline silicon, and the gate layer of polycrystalline silicon is formed from a first intermediate layer of polycrystalline silicon with a first doping level, and an overlaying second additional layer of polycrystalline silicon with a second doping level that is lower than the first doping level. In a preferred embodiment, the second doping level is substantially lower than the first doping level.

Other objects, features, and advantages of the present invention will become apparent from the following detailed description. It should be understood, however, that the detailed description and specific examples, while indicating preferred embodiments of the present invention, are given by way of illustration only and various modifications may naturally be performed without deviating from the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram showing the structure of a conventional flash memory device during an intermediate processing stage;

Figure 2a is a block diagram showing a first step of an in-situ deposition and doping process according to a preferred embodiment of the present invention;

Figure 2b is a block diagram showing a second step of the in-situ deposition and doping process of the preferred embodiment;

Figure 2c is a block diagram showing a third step of the in-situ deposition and doping process of the preferred embodiment; and

Figure 2d is a block diagram showing a fourth step of the in-situ deposition and doping process of the preferred embodiment.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be described in detail hereinbelow with reference to the attached drawings.

Figure 2a shows a first step of an in-situ deposition and doping process according to a preferred embodiment of the present invention. As shown, the in-situ process is used for the polysilicon layer that corresponds to the second polysilicon layer P2 of the flash memory device of Figure 1 (i.e., the layer on which the silicide layer W is deposited). During the first step of Figure 2a, a first intermediate polysilicon layer L1 of the device is deposited using a gaseous mixture of $\text{SiH}_4 + \text{H}_2 + \text{PH}_3$ and an LPCVD (Low Pressure Chemical Vapor Deposition) apparatus. Preferably, the deposition temperature is about 650°C and the deposition time is set so as to obtain an intermediate layer L1 that is about 120 nanometers thick.

A second step of the in-situ deposition and doping process is shown in Figure 2b. During this step, the flow of the $\text{SiH}_4 + \text{H}_2 + \text{PH}_3$ gaseous mixture inside the deposition chamber is interrupted to purge the chamber. More specifically, during the deposition process, the gaseous mixture is flowed through the deposition chamber using inlet and outlet pumps. In this purging step, the gas flow into the chamber is

stopped so the residual gas is pumped out of the chamber. This removes all of the available dopant in order to avoid contamination during the subsequent deposition of an additional layer L2.

Figure 2c shows a third step of the in-situ deposition and doping process in which a non-doped polysilicon is deposited. In this context, non-doped polysilicon includes a polysilicon layer having a doping atom concentration that is considerably lower than that of a "doped" polysilicon layer. A gaseous mixture of $\text{SiH}_4 + \text{H}_2$ is used, and the deposition time is set so as to obtain a second additional non-doped polysilicon layer L2 that is about 15 nanometer thick. The thickness of the second additional polysilicon layer L2 is determined such that the average doping level resulting from the summation of the first intermediate polysilicon layer L1 and the second additional polysilicon layer L2 does not significantly change when redistribution of doping atoms between layers takes place (as explained below). Preferably, a 10:1 ratio is maintained between the thickness of the first intermediate doped polysilicon layer L1 and the thickness of the second additional non-doped polysilicon layer L2.

A fourth step of the in-situ deposition and doping process is shown in Figure 2d. In this re-oxidation step, the dopant contained in the first intermediate doped polysilicon layer L1 is diffused into the second additional layer of non-doped polysilicon L2 through thermal diffusion. Because of the dopant diffusion, the doping levels of the first intermediate polysilicon layer L1 and the second additional polysilicon layer L2 appear substantially equal at the end of the fourth re-oxidation step.

As explained above, the in-situ deposition and doping process of the present invention is advantageously divided in two parts: a first stage that is identical to the doped polysilicon deposition stage of conventional in-situ deposition processes, and a subsequent second stage in which non-doped polysilicon or a significantly less doped polysilicon (as compared with the doped polysilicon deposited in the first stage) is deposited. The layer deposited in the second stage acts as a barrier against the out-

doping phenomenon during the re-oxidation process, without any need for providing oxide barriers.

Furthermore, because an oxide is not required, crystallographic defects induced by the process will be reduced because the first stage of the subsequent re-oxidation process may not be an oxidating process and allows annealing of defects generated during the previous implantation stages. It is also beneficial to have no recourse to oxidation for a better adhesion of silicide on the upper layer of polysilicon. Additionally, the need to remove a portion of the deposited polysilicon from the backside of the wafer is advantageously avoided. To control the total layer thickness, it is simply necessary to take into account the sum of the thicknesses of the two polysilicon layers that are deposited.

While a specific in-situ deposition and doping process for polycrystalline silicon layers is described in detail above, the illustrated process merely serves as an example of the application of the principles of the present invention. The present invention is not meant to be limited to only the illustrated process. In further embodiments, the shape and size of the above-described components may be different. Further, the components may be replaced with equivalent components. For example, different thickness ratios are possible between the first intermediate layer and the second additional layer as long as the desired average doping level is obtained at the end of the process. Similarly, when deposition takes place, the second additional polysilicon layer can be substantially free from doping atoms or can have a dopant concentration that is substantially lower (e.g., 10^{17} atoms/cm³) than that of the first intermediate layer.

Additionally, deposition of the layers can be performed using any technique that is apt to produce a polysilicon with electronic properties suitable for integrated circuits and in-situ doping, including any vapor-phase deposition technique. Furthermore, while the above description relates to a process for forming a flash-type memory device in which two polysilicon layers with different functions are provided, the in-situ process of the present invention can also be used for forming devices

having a single polysilicon layer such as CMOS logic devices, power discrete circuits (e.g., VDMOSFETs and IGBTs), and power integrated circuits. Likewise, the in-situ process of the present invention is applicable to any semiconductor device that requires a heavy n^+ type doping of polysilicon layers without presenting the problems related to the use of conventional in-situ techniques. The in-situ process of the present invention is also applicable to the deposition of p-type polycrystalline silicon layers.

While there has been illustrated and described what are presently considered to be the preferred embodiments of the present invention, it will be understood by those skilled in the art that various other modifications may be made, and equivalents may be substituted, without departing from the true scope of the present invention. Additionally, many modifications may be made to adapt a particular situation to the teachings of the present invention without departing from the central inventive concept described herein. Furthermore, embodiments of the present invention may not include all of the features described above. Therefore, it is intended that the present invention not be limited to the particular embodiments disclosed, but that the invention include all embodiments falling within the scope of the appended claims.

WHAT IS CLAIMED IS:

1. An in-situ deposition and doping method for a polycrystalline silicon layer of a semiconductor device, said method comprising the steps of:

growing a first intermediate layer of in-situ doped polycrystalline silicon with a first doping level; and

growing a second additional layer of polycrystalline silicon with a second doping level that is lower than the first doping level.

2. The in-situ deposition and doping method as defined in claim 1, wherein the second doping level is substantially lower than the first doping level.

3. The in-situ deposition and doping method as defined in claim 1, wherein the first intermediate layer and the second additional layer are of the same conductivity type.

4. The in-situ deposition and doping method as defined in claim 1, wherein both the first intermediate layer and the second additional layer have n-type conductivity.

5. The in-situ deposition and doping method as defined in claim 1, further comprising the step of purging dopant from the surrounding atmosphere, between the steps of growing a first intermediate layer and growing a second additional layer.

6. The in-situ deposition and doping method as defined in claim 1, wherein in the step of growing a first intermediate layer, a layer of polycrystalline silicon is produced with a thickness that is substantially at a 10:1 ratio with the thickness of the layer of polycrystalline silicon produced in the step of growing a second additional layer.

7. The in-situ deposition and doping method as defined in claim 1, further comprising the step of performing a subsequent thermal treatment to diffuse dopant from the first intermediate layer to the second additional layer.

8. The in-situ deposition and doping method as defined in claim 1, wherein the step of growing a first intermediate layer is performed through an LPCVD process using a mixture of silane, hydrogen, and phosphine.

9. The in-situ deposition and doping method as defined in claim 8, wherein the step of growing a second additional layer is performed through an LPCVD process using a mixture of silane and hydrogen.

10. The in-situ deposition and doping method as defined in claim 1, wherein the second additional layer is substantially not doped.

11. The in-situ deposition and doping method as defined in claim 10, further comprising the step of performing a subsequent thermal treatment to diffuse dopant from the first intermediate layer to the second additional layer.

12. The in-situ deposition and doping method as defined in claim 10, further comprising the step of performing a subsequent re-oxidation treatment to diffuse dopant from the first intermediate layer to the second additional layer.

13. The in-situ deposition and doping method as defined in claim 12, wherein the step of performing a subsequent re-oxidation treatment includes the sub-steps of:

- performing a first thermal treatment in a non-oxidating environment to anneal generated defects; and
- performing an oxidation treatment.

14. The in-situ deposition and doping method as defined in claim 10,
wherein the step of growing a first intermediate layer is performed through an LPCVD process using a mixture of silane, hydrogen, and phosphine, and
the step of growing a second additional layer is performed through an LPCVD process using a mixture of silane and hydrogen.
15. An in-situ deposition and doping method for a polycrystalline silicon layer of a semiconductor device, said method comprising the steps of:
growing a first intermediate layer of in-situ doped polycrystalline silicon with a first doping level;
growing a second additional layer of polycrystalline silicon with a second doping level that is lower than the first doping level; and
performing a re-oxidation thermal treatment to diffuse dopant from the first intermediate layer to the second additional layer,
wherein the second additional layer is substantially not doped.
16. The in-situ deposition and doping method as defined in claim 15, wherein the step of performing a re-oxidation thermal treatment includes the sub-steps of:
performing a first thermal treatment in a non-oxidating environment to anneal defects; and
performing an oxidation treatment.
17. A semiconductor memory device of the type having a gate stack, said memory device comprising:
at least one gate layer of polycrystalline silicon,
wherein the gate layer of polycrystalline silicon is formed from a first intermediate layer of polycrystalline silicon with a first doping level, and an overlaying second additional layer of polycrystalline silicon with a second doping level that is lower than the first doping level.

18. The memory device as defined in claim 17, wherein the second doping level is substantially lower than the first doping level.

19. The memory device as defined in claim 17, wherein the second additional layer is substantially not doped.

20. The memory device as defined in claim 17, wherein thermal treatment is used to diffuse dopant from the first intermediate layer to the second additional layer.

21. The memory device as defined in claim 17, wherein the memory device is a flash-type memory device.

22. A semiconductor memory device formed using an in-situ deposition and doping method for at least one polycrystalline silicon layer, said method comprising the steps of:

growing a first intermediate layer of in-situ doped polycrystalline silicon with a first doping level; and

growing a second additional layer of polycrystalline silicon with a second doping level that is lower than the first doping level.

23. The semiconductor memory device as defined in claim 22, wherein the second doping level is substantially lower than the first doping level.

24. The semiconductor memory device as defined in claim 22, wherein the second additional layer is substantially not doped.

ABSTRACT OF THE DISCLOSURE

IN-SITU DEPOSITION AND DOPING PROCESS FOR POLYCRYSTALLINE SILICON LAYERS AND THE RESULTING DEVICE

5

An in-situ deposition and doping method for polycrystalline silicon layers of semiconductor devices. A first intermediate layer of in-situ doped polycrystalline silicon is grown, and a second additional layer of polycrystalline silicon is grown with a lower doping level than that of the first intermediate layer of polycrystalline silicon.

10

In one preferred method, the second doping level is substantially lower than the first doping level. Additionally, a semiconductor memory device of the type having a gate stack is provided. The memory device includes at least one gate layer of

polycrystalline silicon, and the gate layer of polycrystalline silicon is formed from a first intermediate layer of polycrystalline silicon with a first doping level, and an

15

overlying second additional layer of polycrystalline silicon with a second doping level that is lower than the first doping level. In a preferred embodiment, the second doping level is substantially lower than the first doping level.

100486.1

Fig. 1





Fig. 2a





Fig. 2c




Fig. 2b





Fig. 2d



97-CT-174

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

IN-SITU DEPOSITION AND DOPING PROCESS OF POLYCRYSTALLINE SILICON LAYERS AND THE PRODUCT OBTAINED THROUGH SAID PROCESS

the specification of which: (check one)

XXX is attached hereto.

_____ was filed on _____
under Attorney's Docket Number _____
as Application Serial No. _____
and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 CFR 1.56.

I hereby claim the benefit of foreign priority under 35 USC 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application the priority of which is claimed:

Prior Foreign Application(s):

Priority Claimed

97830603.3
(Number)

EP
(Country)

11/14/97
(Filing Date)

XX Yes ____ No

I hereby claim the benefit of United States priority under 35 USC 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in a listed prior United States application in the manner provided by the first paragraph of 35 USC 112, I acknowledge the duty to disclose information material to the patentability of this application as defined in 37 CFR 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial #)

(Filing Date)

(Status)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 USC 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Michael J. Buchenhorner	Reg. No. 33,162
Lisa K. Jorgenson	Reg. No. 34,845
Theodore E. Galanthay	Reg. No. 24,122
Robert D. McCutcheon	Reg. No. 38,717
Mark E. McBurney	Reg. No. 33,114
Jon A. Gibbons	Reg. No. 37,333
Stephen C. Bongini	Reg. No. 40,917
Jose Gutman	Reg. No. 35,171

Send correspondence to Michael J. Buchenhorner, Gunster, Yoakley, Valdes-Fauli & Stewart, Suite 1400, 500 East Broward Blvd., Ft. Lauderdale, Florida 33394 and direct all telephone calls to Michael J. Buchenhorner at (954) 462-2000.

FULL NAME OF INVENTOR: Raffaele ZAMBRANO

INVENTOR'S SIGNATURE: _____ DATE: _____

RESIDENCE: V. Petrone, 69, 95029 Viagrande (CT), Italy

CITIZENSHIP: _____

POST OFFICE ADDRESS: Same as above
